M. E. 2nd Semester (ECE) Examination, May-2010

VLSI DESIGN

Paper-MEEC-506

Tir	ne allo	owed: 3 hours] [Maximum marks: 10	20
No		Attempt any five question. All questions car	ry
1.	(a)	Write in detail about construction and working	ıg
		of enhancement type NMOS transistor.	0
	(b)	Discuss briefly about NMOS fabrication. 1	0
2.		v circuit diagram and plot VTC for a NMO	S
	(a)	Resistive load	7.S
	(b)	Enhancement load	
	(c)	Depletion load. 2	0
3.	(a)	Write in detail about various MOS transisto	or
		parameters.	

Draw stick diagram and layout for a CMOS

inverter.

(b)

4.	Deri	ve expression for (i) Noise Margin (ii) Pro	pagation		
	dela	y for CMOS Inverter.	20		
5.	(a)	Draw and write in detail about CMOS as	a switch.		
			10		
	(b)	What are domino logic circuits?	10		
6.	What are various scaling models? Also discuss briefly				
	abou	t scaling of wires and interconnects.	20		
7.	(a)	Discuss the following for MOS devices	, }		
		(i) Short Channel Effects			
		(ii) Narrow Channel Effects.	14		
	(b)	What are clocked sequential circuits.	6		
8. `	Write	e short notes on (any two);			
6	(i)	Parallel Adders			
9	(ii)	Pseudo NMOS logic circuits			
	(iii)	Lambda based design rules.	2×10		